This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Designing in Power-Down Test Circuits
July/September 1991 (vol. 8 no. 3)
pp. 31-35

Built-in self-test circuitry that is active only during testing is described. The benefit of these types of circuits is that defects that are not uncovered within the test circuitry will not contribute to failures in the host's ICs. Thus, the overall reliability of the IC in its targeted application should increase. Also, since the test circuitry is inactive, there will be less overall power consumption. Layout issues, simulation models, and interface/isolation considerations are discussed. Some general design guidelines are given.

Citation:
Paul S. Levy, "Designing in Power-Down Test Circuits," IEEE Design & Test of Computers, vol. 8, no. 3, pp. 31-35, July-Sept. 1991, doi:10.1109/54.84241
Usage of this product signifies your acceptance of the Terms of Use.