This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
VHDL as Input for High-Level Synthesis
January/March 1991 (vol. 8 no. 1)
pp. 43-49

High-level synthesis is defined, and the feasibility of high-level synthesis from a behavioral, sequential description in VHDL (VHSIC hardware description language) is examined. It is seen that in some cases the semantics and descriptive power of the language create difficulties for high-level synthesis, and in other cases the high-level synthesis framework used imposes limitations. Restrictions in the form of rules are suggested for overcoming these difficulties. It is shown that although VHDL semantics were initially defined in terms of simulation, they do not pose any fundamental problems for high-level synthesis.

Citation:
R. Camposano, L.F. Saunders, R.M. Tabet, "VHDL as Input for High-Level Synthesis," IEEE Design & Test of Computers, vol. 8, no. 1, pp. 43-49, Jan.-March 1991, doi:10.1109/54.75662
Usage of this product signifies your acceptance of the Terms of Use.