This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Expert System to Automate Timing Design
September/October 1988 (vol. 5 no. 5)
pp. 28-40

Presents a novel approach for automating the timing design of interfaces between VLSI chips in microcomputer systems. The Prolog-based expert system, called TDS (for timing design system), incorporates the heuristic knowledge of the hardware designer. TDS is a rule-based system that interprets the specification sheets of VLSI chips and can synthesize, diagnose, and verify timing charts at the expert's level. The system uses a functional model based on timing specifications, not the structural information. TDS can model other interfaces that are based on timing specifications, such as standard bus interfaces.

Citation:
Atsushi Kara, Ravi Rastogi, Kazuhiko Kawamura, "An Expert System to Automate Timing Design," IEEE Design & Test of Computers, vol. 5, no. 5, pp. 28-40, Sept.-Oct. 1988, doi:10.1109/54.7980
Usage of this product signifies your acceptance of the Terms of Use.