This Article 
 Bibliographic References 
 Add to: 
Design Verification of the WE 32106 Math Accelerator Unit
May/June 1988 (vol. 5 no. 3)
pp. 11-21

An overview is given of the MAU, an IEEE-compatible floating-point accelerator that operates as a coprocessor for the WE 32100 CPU. The chip provides virtually all the features that the IEEE-754 floating-point standard requires, with added software that provides a fully conforming system. A description is then given of the approach used for its design verification, which resulted in a unit that has exhibited no bugs, even two years after its first silicon implementation. Designers used two sets of tools during verification. With the first set, they reduced the time needed to create and execute tests and simplified the development of system tests. With the second set, they created a random test system, which plugged the holes left by system tests. Work underway to apply the techniques to other chips is described.

Peter M. Maurer, "Design Verification of the WE 32106 Math Accelerator Unit," IEEE Design & Test of Computers, vol. 5, no. 3, pp. 11-21, May-June 1988, doi:10.1109/54.7959
Usage of this product signifies your acceptance of the Terms of Use.