This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Workbench for Computer Architects
January/February 1988 (vol. 5 no. 1)
pp. 19-29

The authors present a high-level simulator that supports a top-down architectural analysis of embedded, custom applications. This tool characterizes more than 50 instruction-set variants and allows data such as instruction cached performance, data cache performance, register set size, and register allocation policy to be evaluated for all the architectures simultaneously. Designers also have more flexibility because they can trade off among high-level design constructs. Thus, they can evaluate relative performance before having to complete the machine specification at a lower level.

Citation:
Chad L. Mitchell, Michael J. Flynn, "A Workbench for Computer Architects," IEEE Design & Test of Computers, vol. 5, no. 1, pp. 19-29, Jan.-Feb. 1988, doi:10.1109/54.668
Usage of this product signifies your acceptance of the Terms of Use.