The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - July/August (1987 vol.4)
pp: 42-49
Dick Liu , Stanford University
Edward McCluskey , Stanford University
ABSTRACT
Conventional testing techniques often fail to be effective for CMOS combinational circuits, since most of their switch-levelfaults cannot be detected by stuck-at-fault testing. The alternative is to design for testability. The design techniques presentedhere for fully testable CMOS combinational circuits use a three-pattern test scheme to detect both stuck-open and stuck-onswitch-level faults. The circuit is implemented with specially designed gates that have no undetectable stuck-on faults. Aninverting buffer is inserted between logic gates, and two FETs are added to each logic gate to make it testable for stuck-onfaults.
INDEX TERMS
null
CITATION
Dick Liu, Edward McCluskey, "Designing CMOS Circuits for Switch-Level Testability", IEEE Design & Test of Computers, vol.4, no. 4, pp. 42-49, July/August 1987, doi:10.1109/MDT.1987.295148
15 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool