This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
High-Performance Heterogeneous Computing with the Convey HC-1
November/December 2010 (vol. 12 no. 6)
pp. 80-87

Unlike other socket-based reconfigurable coprocessors, the Convey HC-1 contains nearly 40 field-programmable gate arrays, scatter-gather memory modules, a high-capacity crossbar switch, and a fully coherent memory system.

1. J. Leidel, "Design Philosophies for Memory-Centric Instruction Set Architectures," presentation, Symp. Application Accelerators in High Performance Computing (SAAHPC'10), 2010; http://saahpc.ncsa.illinois.edu/presentations/ day1/session4presentation_Leidel.pdf .
2. Convey Computer, "Convey Computer Announces Record-Breaking Smith-Waterman Acceleration of 172x," press release, 24 May 2010; www.conveycomputer.com/ResourcesConvey_Announces_Record_Breaking_Smith_Waterman_Acceleration.pdf .

Index Terms:
Reconfigurable computing, heterogeneous computing, hybrid computing, high-performance computing, field-programmable gate arrays
Citation:
Jason D. Bakos, "High-Performance Heterogeneous Computing with the Convey HC-1," Computing in Science and Engineering, vol. 12, no. 6, pp. 80-87, Nov.-Dec. 2010, doi:10.1109/MCSE.2010.135
Usage of this product signifies your acceptance of the Terms of Use.