This Article 
 Bibliographic References 
 Add to: 
Advanced Architectures and Execution Models to Support Green Computing
November/December 2010 (vol. 12 no. 6)
pp. 38-47
Richard Murphy, Sandia National Laboratories
Thomas Sterling, Louisiana State University
Chirag Dekate, Louisiana State University

Creating the next generation of power-efficient parallel computers requires a rethink of the mechanisms and methodology for building parallel applications. Energy constraints have pushed us into a regime where parallelism will be ubiquitous rather than limited to highly specialized high-end supercomputers. New execution models are required to span all scales, from desktop to supercomputer.

1. T. Sterling and C. Dekate, "Enabling Exascale through ParalleX Paradigm," Parallel Computational Fluid Dynamics, NASA Ames Research Center, 2010, pp. 3–18.
2. H. Kaiser, M. Brodowicz, and T. Sterling, "ParalleX: An Advanced Parallel Execution Model for Scaling-Impaired Applications," Int'l Conf. Parallel Processing Workshops, IEEE Press, 2009, pp. 394–401.
3. J. Dongarra, P. Luszczek, and A. Petitet, "The LINPACK Benchmark: Past, Present and Future," Concurrency and Computation: Practice and Experience, vol. 15, no. 9, 2003, pp. 803–820.
4. W.A. Wulf and S.A. McKee, "Hitting the Memory Wall: Implications of the Obvious," Computer Architecture News, vol. 23, no. 1, 1995, pp. 20–24.
5. R.C. Murphy, "On the Effects of Memory Latency and Bandwidth on Supercomputer Application Performance," IEEE Int'l Symp. Workload Characterization (IISWC07), IEEE Press, 2007, pp. 35–43.
6. D. Bonachea, GASNet Specification, tech. report UCB/CSD-02-12072002, Electrical Eng. and Computer Science Dept., Univ. California, Berkeley, Oct. 2002; http:/
7. T. von Eicken et al., "Active Messages: A Mechanism for Integrated Communication and Computation," Computer Architecture News, vol. 20, no. 2, 1992, pp. 256–266.
8. C. Hewitt and H. Baker, "Laws for Communicating Parallel Processes," IFIP Congress Proc., Massachusetts Inst. Tech. Artificial Intelligence Lab, 1977;
9. K. Arvind and R.S. Nikhil, "Executing a Program on the MIT Tagged-Token Dataflow Architecture," IEEE Trans. Computing, vol. 39, no. 3, 1990, pp. 300–318.
10. J.B. Dennis and D.P. Misunas, "A Preliminary Architecture for a Basic Data-Flow Processor," Computer Architecture News, vol. 3, no. 4, 1974, pp. 126–132.
11. ITRS Committee, International Technology Roadmap for Semiconductors 2008, Int'l Tech. Roadmap for Semiconductors, 2008.
12. P.M. Kogge ed., ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems, tech. report TR-2008-13, Computer Science and Eng. Dept., Univ. Notre Dame, 28 Sept. 2008.
13. R.C. Murphy and P.M. Kogge, "On the Memory Access Patterns of Supercomputer Applications: Benchmark Selection and Its Implications," IEEE Trans. Computers, vol. 56, no. 7, 2007, pp. 937–945.
14. C.A. Hoare, "Communicating Sequential Processes," Comm. ACM, vol. 21, no. 8, 1978, pp. 666–677.
15. W. Gropp et al., "A High-Performance, Portable Implementation of the MPI Message Passing Interface Standard," Parallel Computing, vol. 22, no. 6, 1996, pp. 789–828.

Index Terms:
Multicore, supercomputer, execution model, power efficiency, systems engineering
Richard Murphy, Thomas Sterling, Chirag Dekate, "Advanced Architectures and Execution Models to Support Green Computing," Computing in Science and Engineering, vol. 12, no. 6, pp. 38-47, Nov.-Dec. 2010, doi:10.1109/MCSE.2010.124
Usage of this product signifies your acceptance of the Terms of Use.