The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.08 - August (2012 vol.45)
pp: 53-61
Antonino Tumeo , Pacific Northwest National Laboratory
Simone Secchi , Pacific Northwest National Laboratory
Oreste Villa , Pacific Northwest National Laboratory
ABSTRACT
Massively multithreaded architectures like the Cray XMT address the needs of irregular data-intensive applications better than commodity clusters. A proposed evolution of the XMT integrates multicore processors and next-generation interconnects, along with memory reference aggregation to optimize network utilization. The featured Web extra is a video interview with Center for Adaptive Supercomputing Software-Multithreaded Architectures (CASS-MT) Project Director John Feo, who discusses irregular applications and research on massively multithreaded architectures. YouTube URL: http://youtu.be/QxAgOGbp8qA
INDEX TERMS
Instruction sets, Bandwidth, Memory management, Peer to peer computing, Multicore processing, Benchmark testing, High performance computing, Multiprocessing systems, Multithreading, high-performance computing, massively multithreaded architectures, Cray XMT, multithreaded processors
CITATION
Antonino Tumeo, Simone Secchi, Oreste Villa, "Designing Next-Generation Massively Multithreaded Architectures for Irregular Applications", Computer, vol.45, no. 8, pp. 53-61, August 2012, doi:10.1109/MC.2012.193
REFERENCES
1. P. Kogge et al., “ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems,” DARPA Information Processing Techniques Office, 2008; www.cse.nd.edu/Reports/2008TR-2008-13.pdf .
2. J. Feo et al., “ELDORADO,” Proc. 2nd ACM Int'l Conf. Computing Frontiers (CF 05), ACM, 2005, pp. 28-34.
3. J.L. Shin et al., “A 40 nm 16-core 128-Thread CMT SPARC SoC Processor,” Proc. 2010 IEEE Int'l Solid-State Circuits Conf. (ISSCC 10), IEEE, 2010, pp. 98-99.
4. “NVIDIA's Next Generation CUDA Compute Architecture: Fermi,” white paper, Nvidia, 2009; www.nvidia.com/content/PDF/fermi_white_papers NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf .
5. R. Brightwell et al., “SeaStar Interconnect: Balanced Bandwidth for Scalable Performance,” IEEE Micro, May 2006, pp. 41-57.
6. A. Tumeo, O. Villa, and D.G. Chavarría-Miranda, “Aho-Corasick String Matching on Shared and Distributed-Memory Parallel Architectures,” IEEE Trans. Parallel and Distributed Systems, Mar. 2012, pp. 436-443.
7. O. Villa et al., “Fast and Accurate Simulation of the Cray XMT Multithreaded Supercomputer,” preprint, IEEE Trans. Parallel and Distributed Systems, 2012; http://doi.ieeecomputersociety.org/10.1109 TPDS.2012.70.
8. S. Secchi, A. Tumeo, and O. Villa, “Contention Modeling for Multithreaded Distributed Shared Memory Machines: The Cray XMT,” Proc. 11th IEEE/ACM Int'l Symp. Cluster, Cloud and Grid Computing (CCGRID 11), ACM, 2011, pp. 275-284.
9. B. Arimilli et al., “The PERCS High-Performance Interconnect,” Proc. 18th IEEE Symp. High-Performance Interconnects (HOTI 10), IEEE, 2010, pp. 75-82.
56 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool