This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Codesign Challenges for Exascale Systems: Performance, Power, and Reliability
November 2011 (vol. 44 no. 11)
pp. 37-43
Darren Kerbyson, Pacific Northwest National Laboratory
Abhinav Vishnu, Pacific Northwest National Laboratory
Kevin Barker, Pacific Northwest National Laboratory
Adolfy Hoisie, Pacific Northwest National Laboratory
The complexity of large-scale parallel systems necessitates the simultaneous optimization of multiple hardware and software components to meet performance, efficiency, and fault-tolerance goals. A codesign methodology using modeling can benefit systems on the path to exascale computing.

1. K.J. Barker, A. Hoisie, and D.J. Kerbyson, "An Early Performance Evaluation of Power7-IH HPC Systems," Proc. ACM/IEEE Conf. Supercomputing (SC 11), IEEE CS, 2011, pp. 1-11.
2. K.J. Barker et al., "Entering the Petaflop Era: The Architecture and Performance of Roadrunner," Proc. ACM/IEEE Conf. Supercomputing (SC 08), IEEE CS, 2008, pp. 1-11.
3. D.J. Kerbyson, A. Vishnu, and K.J. Barker, "Energy Templates: Exploiting Application Information to Save Energy," Proc. IEEE Int'l Conf. Cluster Computing (Cluster 11), IEEE CS, 2011, pp. 1-9.
4. D.J. Kerbyson and A. Hoisie, "A Performance Analysis of Two-Level Heterogeneous Processing Systems on Wavefront Algorithms," Unique Chips and Systems, E. John, and J. Rubio eds., CRC Press, 2007, pp. 259-279.
5. K.J. Barker et al., "Using Performance Modeling to Design Large-Scale Systems," Computer, Nov. 2009, pp. 42-49.
6. K.R. Koch, R.S. Baker, and R.E. Alcouffe, "Solution of the First-Order Form of the 3D Discrete Ordinates Equation on a Massively Parallel Processor," Trans. Am. Nuclear Soc., vol. 65, 1992, pp. 198-199.
7. D.J. Kerbyson, M. Lang, and S. Pakin, "Adapting Wave-Front Algorithms to Efficiently Utilize Systems with Deep Communication Hierarchies," Parallel Computing, vol. 6, 2011, pp. 550-561.
8. S. Pakin, M. Lang, and D.J. Kerbyson, "The Reverse Acceleration Model for Programming Petascale Hybrid Systems," IBM J. Research and Development, vol. 53, no. 5, 2009, pp. 8:1-8:15.
9. B. Rountree et al., "Adagio: Making DVS Practical for Complex HPC Applications," Proc. 23rd Int'l Conf. Supercomputing (ICS 09), ACM, 2009, pp. 460-469.
10. J. Nieplocha, R.J. Harrison, and R.J. Littlefield, "Global Arrays: A Nonuniform Memory Access Programming Model for High-Performance Computers," J. Supercomputing, vol. 10, no. 2, 1996, pp. 169-189.
11. J. Nieplocha et al., "Advances, Applications and Performance of the Global Arrays Shared Memory Programming Toolkit," Int'l J. High-Performance Computing and Applications, vol. 20, no. 2, 2006, pp. 203-231.
12. A. Vishnu et al., "Fault-Tolerant Communication Runtime Support for Data Centric Programming Models," Proc. Int'l Conf. High-Performance Computing (HiPC 10), IEEE, 2010, pp. 1-9.
13. H.V. Dam, A. Vishnu, and W.D. Jong, "Designing a Scalable Fault Tolerance Model for Computational Chemistry: A Case Study with Coupled Cluster Perturbative Triples," J. Chemical Theory and Computation, vol. 7, no. 1, 2011, pp. 66-75.

Index Terms:
High-performance computing, Codesign, Computer architectures, Modeling
Citation:
Darren Kerbyson, Abhinav Vishnu, Kevin Barker, Adolfy Hoisie, "Codesign Challenges for Exascale Systems: Performance, Power, and Reliability," Computer, vol. 44, no. 11, pp. 37-43, Nov. 2011, doi:10.1109/MC.2011.298
Usage of this product signifies your acceptance of the Terms of Use.