|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Victor Zhirnov, Ralph Cavin, Greg Leeming, Kosmas Galatsis, "An Assessment of Integrated Digital Cellular Automata Architectures," Computer, vol. 41, no. 1, pp. 38-44, January, 2008. | |||
| BibTex | x | ||
| @article{ 10.1109/MC.2008.4, author = {Victor Zhirnov and Ralph Cavin and Greg Leeming and Kosmas Galatsis}, title = {An Assessment of Integrated Digital Cellular Automata Architectures}, journal ={Computer}, volume = {41}, number = {1}, issn = {0018-9162}, year = {2008}, pages = {38-44}, doi = {http://doi.ieeecomputersociety.org/10.1109/MC.2008.4}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - Computer TI - An Assessment of Integrated Digital Cellular Automata Architectures IS - 1 SN - 0018-9162 SP38 EP44 EPD - 38-44 A1 - Victor Zhirnov, A1 - Ralph Cavin, A1 - Greg Leeming, A1 - Kosmas Galatsis, PY - 2008 KW - cellular automata KW - nanotechnology KW - semiconductor technology VL - 41 JA - Computer ER - | |||
1. Semiconductor Industry Assoc., International Technology Roadmap for Semiconductors, 2005 Edition; www.itrs.netreports.html.
2. G. Bilardi and F.P. Preparata, "Horizons of Parallel Computation," J. Parallel and Distributed Computing, vol. 27, no. 2, 1995, pp. 172–182.
3. J. von Neuman, Theory of Self-Reproducing Automata, Univ. of Illinois Press, 1966.
4. J. von Neumann, The Computer and the Brain, Yale Univ. Press, 1959.
5. M. Dascalu and E. Franti, "Implementation of Totalistic Cellular Automata," Proc. CAS 2000, IEEE Press, 2000, pp. 273–276.
6. S.G. Akl, "The Myth of Universal Computation," Parallel Numerics, R. Trobec et al., eds., Part 2, Systems and Simulation, Univ. of Salzburg, Austria, and Jozef Stefan Inst., Slovenia, 2005, pp. 211–236.
7. V.V. Zhirnov et al., "Limits to Binary Logic Switch Scaling—A Gedanken Model," Proc. IEEE, vol. 91, 2003, pp. 1934–1939.
8. V.V. Zhirnov et al., "Emerging Research Logic Devices," IEEE Circuits &Devices Magazine, vol. 21, 2005, pp. 37–46.
9. J.A. Davis, R. Venkatesan, and J.D. Meindl, "Stochastic Multilevel Interconnect Modeling and Optimization," Interconnect Technology and Design for Gigascale Integration, J.A. Davis and J.D. Meindl, eds., Kluwer Academic Publishers, 2003, pp. 219–262.
10. P. Christie and D. Stroobandt, "The Interpretation and Application of Rent's Rule," IEEE Trans. Very Large-Scale Integration Systems, vol. 8, 2000, pp. 639–648.
11. H. Nishio and Y. Kobuchi, "Fault-Tolerant Cellular Spaces," J. Computer and System Sciences, vol. 11, 1975, pp. 150–170.
12. P. Gacs, G. Kurdyumov, and L. Levin, "One-Dimensional Homogeneous Media Dissolving Finite Islands," Problems of Information Transmission, vol. 14, 1978, pp. 92–96.
13. P. Gacs, "Reliable Computation with Cellular Automata," J. Computer System Science, vol. 32, 1986, pp. 15–78.
14. F. Peper et al., "Fault-Tolerance in Nanocomputers: A Cellular Array Approach," IEEE Trans. Nanotechnology, vol. 3, 2004, pp. 187–201.
15. S. Adachi, F. Peper, and L. Jia, "The Game of Life at Finite Temperature," Physica D, vol. 198, 2004, pp. 182–196.
16. V.R.V. Kheterpal et al., "Design Methodology for IC Manufacturability Based on Regular Logic-Bricks," Proc. 42nd ACM/IEEE Design Automation Conf. (DAC 2005), IEEE Press, 2005, pp. 353–358.
17. FCRP Workshop on Computation in Nanoscale Dynamical Systems, 19–20 Jan. 2006; www.fena.org/downloads_publicCNDS%20Workshop%20051115.pdf .

