|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Thin-Fong Tsuei, Wayne Yamamoto, "Queuing Simulation Model for Multiprocessor Systems," Computer, vol. 36, no. 2, pp. 58-64, February, 2003. | |||
| BibTex | x | ||
| @article{ 10.1109/MC.2003.1178049, author = {Thin-Fong Tsuei and Wayne Yamamoto}, title = {Queuing Simulation Model for Multiprocessor Systems}, journal ={Computer}, volume = {36}, number = {2}, issn = {0018-9162}, year = {2003}, pages = {58-64}, doi = {http://doi.ieeecomputersociety.org/10.1109/MC.2003.1178049}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - Computer TI - Queuing Simulation Model for Multiprocessor Systems IS - 2 SN - 0018-9162 SP58 EP64 EPD - 58-64 A1 - Thin-Fong Tsuei, A1 - Wayne Yamamoto, PY - 2003 VL - 36 JA - Computer ER - | |||
The processor queuing model provides memory-hierarchy and system-design evaluation of memory-intensive commercial online-transaction-processing workloads on large multi-processor systems. It differs from detailed cycle-accurate and direct-execution simulations in that it does not simulate instruction execution. Instead, as in analytical models, the authors build processor and workload characteristics that are easy to collect and estimate.
Because the authors believe that the processor model's function is to accurately generate memory traffic to the rest of the system, they model a minimal set of processor and workload characteristics that captures the important interactions between a complex processor and the system-memory hierarchy.
Citation:
Thin-Fong Tsuei, Wayne Yamamoto, "Queuing Simulation Model for Multiprocessor Systems," Computer, vol. 36, no. 2, pp. 58-64, Feb. 2003, doi:10.1109/MC.2003.1178049
Usage of this product signifies your acceptance of the Terms of Use.

