This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Dynamic Scan: Driving Down the Cost of Test
October 2002 (vol. 35 no. 10)
pp. 63-68
Samitha Samaranayake, Massachusetts Institute of Technology
Nodari Sitchinava, Massachusetts Institute of Technology
Rohit Kapur, Synopsys
Minesh B. Amin, Synopsys

Two factors primarily drive the soaringcost of semiconductor test: thenumber of test patterns applied toeach chip and the time it takes to runeach pattern. Typical semiconductortesting for each chip involves a set of1,000 to 5,000 test patterns. These testsare applied through scan chains thatoperate at about 25 MHz. Depending onthe size of the scan chains on the chip, aset of test patterns can take a few secondsto execute per chip.

It?s easy to see that even a smalldecrease in either the number of patternsor the time to execute them can quicklyadd up to big savings across millions offabricated chips. This potential savingsforms the basis for dynamic scan, a newapproach to the well-established scan testmethodology.

The authors? initial studies indicate thatdynamic scan could easily reduce the timespent applying test patterns by 40 percent.A more theoretical analysis shows apotential savings of as much as 80 percent.

Citation:
Samitha Samaranayake, Nodari Sitchinava, Rohit Kapur, Minesh B. Amin, Thomas W. Williams, "Dynamic Scan: Driving Down the Cost of Test," Computer, vol. 35, no. 10, pp. 63-68, Oct. 2002, doi:10.1109/MC.2002.1039519
Usage of this product signifies your acceptance of the Terms of Use.