|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Seth Copen Goldstein, Herman Schmit, Mihai Budiu, Srihari Cadambi, Matt Moe, R. Reed Taylor, "PipeRench: A Reconfigurable Architecture and Compiler," Computer, vol. 33, no. 4, pp. 70-77, April, 2000. | |||
| BibTex | x | ||
| @article{ 10.1109/2.839324, author = {Seth Copen Goldstein and Herman Schmit and Mihai Budiu and Srihari Cadambi and Matt Moe and R. Reed Taylor}, title = {PipeRench: A Reconfigurable Architecture and Compiler}, journal ={Computer}, volume = {33}, number = {4}, issn = {0018-9162}, year = {2000}, pages = {70-77}, doi = {http://doi.ieeecomputersociety.org/10.1109/2.839324}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - Computer TI - PipeRench: A Reconfigurable Architecture and Compiler IS - 4 SN - 0018-9162 SP70 EP77 EPD - 70-77 A1 - Seth Copen Goldstein, A1 - Herman Schmit, A1 - Mihai Budiu, A1 - Srihari Cadambi, A1 - Matt Moe, A1 - R. Reed Taylor, PY - 2000 VL - 33 JA - Computer ER - | |||
With the proliferation of highly specialized embedded computer systems has come a diversification of workloads for computing devices. General-purpose processors are struggling to efficiently meet these applications' disparate needs, and custom hardware is rarely feasible. According to the authors, reconfigurable computing, which combines the flexibility of general-purpose processors with the efficiency of custom hardware, can provide the alternative.
PipeRench and its associated compiler comprise the authors' new architecture for reconfigurable computing. Combined with a traditional digital signal processor, microcontroller, or general-purpose processor, PipeRench can support a system's various computing needs without requiring custom hardware.
The authors describe the PipeRench architecture and how it solves some of the preexisting problems with FPGA architectures, such as logic granularity, configuration time, forward compatibility, hard constraints, and compilation time.