|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Christoforos E. Kozyrakis, Stylianos Perissakis, David Patterson, Thomas Anderson, Krste Asanovic, Neal Cardwell, Richard Fromm, Jason Golbus, Benjamin Gribstad, Kimberly Keeton, Randi Thomas, Noah Treuhaft, Katherine Yelick, "Scalable Processors in the Billion-Transistor Era: IRAM," Computer, vol. 30, no. 9, pp. 75-78, September, 1997. | |||
| BibTex | x | ||
| @article{ 10.1109/2.612252, author = {Christoforos E. Kozyrakis and Stylianos Perissakis and David Patterson and Thomas Anderson and Krste Asanovic and Neal Cardwell and Richard Fromm and Jason Golbus and Benjamin Gribstad and Kimberly Keeton and Randi Thomas and Noah Treuhaft and Katherine Yelick}, title = {Scalable Processors in the Billion-Transistor Era: IRAM}, journal ={Computer}, volume = {30}, number = {9}, issn = {0018-9162}, year = {1997}, pages = {75-78}, doi = {http://doi.ieeecomputersociety.org/10.1109/2.612252}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - Computer TI - Scalable Processors in the Billion-Transistor Era: IRAM IS - 9 SN - 0018-9162 SP75 EP78 EPD - 75-78 A1 - Christoforos E. Kozyrakis, A1 - Stylianos Perissakis, A1 - David Patterson, A1 - Thomas Anderson, A1 - Krste Asanovic, A1 - Neal Cardwell, A1 - Richard Fromm, A1 - Jason Golbus, A1 - Benjamin Gribstad, A1 - Kimberly Keeton, A1 - Randi Thomas, A1 - Noah Treuhaft, A1 - Katherine Yelick, PY - 1997 VL - 30 JA - Computer ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/2.612252
T his article proposes a new architecture called "trace processors," which consist of multiple, distributed on-chip processor cores, each of which simultaneously executes a different trace. All but one core executes the traces speculatively, having used branch prediction to select traces that follow the one executing. (Although this architectural concept is similar to multiscalar processors, described in a sidebar, it does not require explicit compiler support). The authors argue that future processors will rely heavily on replication and hierarchy, and they show how their architecture exploits these concepts.
Citation:
Christoforos E. Kozyrakis, Stylianos Perissakis, David Patterson, Thomas Anderson, Krste Asanovic, Neal Cardwell, Richard Fromm, Jason Golbus, Benjamin Gribstad, Kimberly Keeton, Randi Thomas, Noah Treuhaft, Katherine Yelick, "Scalable Processors in the Billion-Transistor Era: IRAM," Computer, vol. 30, no. 9, pp. 75-78, Sept. 1997, doi:10.1109/2.612252
Usage of this product signifies your acceptance of the Terms of Use.

