The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - April (1992 vol.25)
pp: 66-75
ABSTRACT
<p>It is shown that, given the ability to restructure wafer-level designs, there are different ways to employ redundancy. Redundancy is evaluated by estimating system computational availability over a mission lifetime. This technique is illustrated using two wafer-scale integration (WSI) case studies. The first is a very-fine-grained programmable systolic data processor (PSDP) that contains 4- and 8-b paths, RAM, and control optimized for signal and data processing applications. The second, the Mosaic multicomputer architecture, is a less fine-grained homogeneous architecture in which each node contains a 16-b microprocessor and associated RAM and ROM. Potential benefits of implementing these parallel processing architectures in wafer scale are discussed.</p>
CITATION
Nitin Nigam, Joseph W. Yoder, Vijay K. Jain, Hiroomi Hikawa, David L. Landis, "Wafer-Scale Optimization Using Computational Availability", Computer, vol.25, no. 4, pp. 66-75, April 1992, doi:10.1109/2.129051
22 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool