The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - April (1992 vol.25)
pp: 19-27
ABSTRACT
<p>Wafer-scale memory provides greater yet cheaper storage volume than conventional memory systems using discrete chips. A simulator using a Monte Carlo technique to evaluate the defect tolerance scheme for a wafer-scale memory and predict the harvested capacity of the wafer memory is described. The design of a wafer-scale random-access memory that uses switching-register network logic is presented. A simulator that selects the optimal defect tolerance scheme for the wafer-scale memory is discussed.</p>
CITATION
Koichi Yamashita, Shohei Ikehara, "A Design and Yield Evaluation Technique for Wafer-Scale Memory", Computer, vol.25, no. 4, pp. 19-27, April 1992, doi:10.1109/2.129042
17 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool