This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Image Understanding Architecture: Exploiting Potential Parallelism in Machine Vision
February 1992 (vol. 25 no. 2)
pp. 65-77

A hardware architecture that addresses at least part of the potential parallelism in each of the three levels of vision abstraction, low (sensory), intermediate (symbolic), and high (knowledge-based), is described. The machine, called the image understanding architecture (IUA), consists of three different, tightly coupled parallel processors; the content addressable array parallel processor (CAAPP) at the low level, the intermediate communication associative processor (ICAP) at the intermediate level, and the symbolic processing array (SPA) at the high level. The CAAPP and ICAP levels are controlled by an array control unit (ACU) that takes its directions from the SPA level. The SPA is a multiple-instruction multiple-data (MIMD) parallel processor, while the intermediate and low levels operat in multiple modes. The CAAPP operates in single-instruction multiple-data (SIMD) associative or multiassociative mode, and the ICAP operates in single-program multiple-data (SPMD) or MIMD mode.

Citation:
Charles C. Weems, Edward M. Riseman, Allen R. Hanson, P.J. Narayanan, Ling Tony Chen, Larry S. Davis, Leah H. Jamieson, Edward J. Delp, Chao-Chun Wang, Juan Li, Frank J. Weil, "Image Understanding Architecture: Exploiting Potential Parallelism in Machine Vision," Computer, vol. 25, no. 2, pp. 65-77, Feb. 1992, doi:10.1109/2.121476
Usage of this product signifies your acceptance of the Terms of Use.