This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hector: A Hierarchically Structured Shared-Memory Multiprocessor
January 1991 (vol. 24 no. 1)
pp. 72-79

The architecture of the Hector multiprocessor, which exploits current microprocessor technology to produce a machine with a good cost/performance tradeoff, is described. A key design feature of Hector is its interconnection backplane, which can accommodate future technology because it uses simple hardware with short critical paths in logic circuits and short lines in the interconnection network. The system is reliable and flexible and can be realized at a relatively low cost. The hierarchical structure results in a fast backplane and a bandwidth that increases linearly with the number of processors. Hector scales efficiently to larger sizes and faster processors.

Citation:
Zvonko G. Vranesic, Michael Stumm, David M. Lewis, Ron White, "Hector: A Hierarchically Structured Shared-Memory Multiprocessor," Computer, vol. 24, no. 1, pp. 72-79, Jan. 1991, doi:10.1109/2.67196
Usage of this product signifies your acceptance of the Terms of Use.