This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Implementation of the PIPE Processor
January 1991 (vol. 24 no. 1)
pp. 65-70

The PIPE (parallel instruction with pipelined execution) processor, which is the result of a research project initiated to investigate high-performance computer architectures for VLSI implementation, is described. The lessons learned from the implementation are discussed. The most important result was the discovery that supporting architectural queues does not complicate the instruction issue logic and fees the processor clock rate from external memory speed influences. It was also found that the decision to support an instruction set with two instruction sizes and to allow consecutive two-parcel instruction issues profoundly affected the instruction fetch logic design. Other significant results concerned the issue logic, barrel shifter, cache control logic, and branch count.

Citation:
Matthew K. Farrens, Andrew R. Pleszkun, "Implementation of the PIPE Processor," Computer, vol. 24, no. 1, pp. 65-70, Jan. 1991, doi:10.1109/2.67195
Usage of this product signifies your acceptance of the Terms of Use.