This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Scalable Shared-Memory Multiprocessor Architectures
June 1990 (vol. 23 no. 6)
pp. 71-83
ASCII Text
x 
 
Shreekant Thakkar, Michel Dubois, Anthony T. Laundrie, Gurindar S. Sohi, David V. James, Stein Gjessing, Manu Thapar, Bruce Delagi, Michael Carlton, Alvin Despain, "Scalable Shared-Memory Multiprocessor Architectures," Computer, vol. 23, no. 6, pp. 71-83, June, 1990.
 
 
BibTex
x
 
@article{ 10.1109/2.55502,
author = {Shreekant Thakkar and Michel Dubois and Anthony T. Laundrie and Gurindar S. Sohi and David V. James and Stein Gjessing and Manu Thapar and Bruce Delagi and Michael Carlton and Alvin Despain},
title = {Scalable Shared-Memory Multiprocessor Architectures},
journal ={Computer},
volume = {23},
number = {6},
issn = {0018-9162},
year = {1990},
pages = {71-83},
doi = {http://doi.ieeecomputersociety.org/10.1109/2.55502},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - MGZN
JO - Computer
TI - Scalable Shared-Memory Multiprocessor Architectures
IS - 6
SN - 0018-9162
SP71
EP83
EPD - 71-83
A1 - Shreekant Thakkar,
A1 - Michel Dubois,
A1 - Anthony T. Laundrie,
A1 - Gurindar S. Sohi,
A1 - David V. James,
A1 - Stein Gjessing,
A1 - Manu Thapar,
A1 - Bruce Delagi,
A1 - Michael Carlton,
A1 - Alvin Despain,
PY - 1990
VL - 23
JA - Computer
ER -
 

Directory-based and bus-based cache coherence schemes are defined and described. Directory-based schemes can be classified as centralized or distributed. Both categories support local caches to improve processor performance and reduce traffic in the interconnection. Schemes using presence flags, B pointers, and linked lists are discussed. Bus-based systems provide uniform memory access to all processors. This memory organization allows a simpler programming model, making it easier to develop new parallel applications or to move existing applications from a uniprocessor to a parallel system. Two architectural variations of bus-based systems are described: multiple-bus and hierarchical architectures.

Citation:
Shreekant Thakkar, Michel Dubois, Anthony T. Laundrie, Gurindar S. Sohi, David V. James, Stein Gjessing, Manu Thapar, Bruce Delagi, Michael Carlton, Alvin Despain, "Scalable Shared-Memory Multiprocessor Architectures," Computer, vol. 23, no. 6, pp. 71-83, June 1990, doi:10.1109/2.55502
Usage of this product signifies your acceptance of the Terms of Use.