|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
VLSI implementation of a neural network model
March 1988 (vol. 21 no. 3)
pp. 41,42,43,44,45,46,47,48,49
| ASCII Text | x | ||
| "VLSI implementation of a neural network model," Computer, vol. 21, no. 3, pp. 41,42,43,44,45,46,47,48,49, March, 1988. | |||
| BibTex | x | ||
| @article{ 10.1109/2.30, author = {}, title = {VLSI implementation of a neural network model}, journal ={Computer}, volume = {21}, number = {3}, issn = {0018-9162}, year = {1988}, pages = {41,42,43,44,45,46,47,48,49}, doi = {http://doi.ieeecomputersociety.org/10.1109/2.30}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - MGZN JO - Computer TI - VLSI implementation of a neural network model IS - 3 SN - 0018-9162 SP EP EPD - 41,42,43,44,45,46,47,48,49 PY - 1988 KW - VLSI KW - CMOS integrated circuits KW - computerised pattern recognition KW - neural nets KW - pattern-recognition KW - parallel processing KW - neural network model KW - complementary metal-oxide-semiconductor KW - CMOS KW - VLSI KW - programmable connection matrix KW - associative memory KW - pattern classifier KW - coprocessor KW - Very large scale integration KW - Neural networks KW - Computer networks KW - Integrated circuit interconnections KW - Circuit testing KW - Optical computing KW - Optical interconnections KW - Optical network units KW - Optical fiber networks KW - Biological system modeling VL - 21 JA - Computer ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/2.30
The authors describe a complementary metal-oxide-semiconductor (CMOS) very-large-scale integrated (VLSI) circuit implementing a connectionist neural-network model. It consists of an array of 54 simple processors fully interconnected with a programmable connection matrix. This experimental design tests the behavior of a large network of processors integrated on a chip. The circuit can be operated in several different configurations by programming the interconnections between the processors. Tests made with the circuit working as an associative memory and as a pattern classifier were so encouraging that the chip has been interfaced to a minicomputer and is being used as a coprocessor in pattern-recognition experiments. This mode of operation is making it possible to test the chip's behavior in a real application and study how pattern-recognition algorithms can be mapped in such a network.<>
Index Terms:
VLSI,CMOS integrated circuits,computerised pattern recognition,neural nets,pattern-recognition,parallel processing,neural network model,complementary metal-oxide-semiconductor,CMOS,VLSI,programmable connection matrix,associative memory,pattern classifier,coprocessor,Very large scale integration,Neural networks,Computer networks,Integrated circuit interconnections,Circuit testing,Optical computing,Optical interconnections,Optical network units,Optical fiber networks,Biological system modeling
Citation:
"VLSI implementation of a neural network model," Computer, vol. 21, no. 3, pp. 41,42,43,44,45,46,47,48,49, March 1988, doi:10.1109/2.30
Usage of this product signifies your acceptance of the Terms of Use.