This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Power Efficient and Compact Optical Interconnect for Network-on-Chip
RapidPost
ISSN: 1556-6056
Zheng Chen, Xidian University, Xi'an
Huaxi Gu, Xidian University, Xi'an
Yintang Yang, Xidian University, Xi'an
Luying Bai, Xidian University, Xi'an
Hui Li, Xidian University, Xi'an
Optical interconnect is a promising alternative to substitute the electrical interconnect for intra-chip communications. The topology of optical Network-on-Chip (ONoC) has a great impact on the network performance. However, the size of ONoC is limited by the power consumption and crosstalk noise, which are mainly resulted from the waveguide crossings in the topology. In this paper, a diagonal Mesh topology (DMesh) is proposed to relieve the limitation of scalability by reducing the number of waveguide crossing, which is only 20% that of Mesh. In addition, the number of optical routers in DMesh is less than half of that in Mesh-based ONoC. Due to its compact architecture and favorable scalability, DMesh topology is suitable for large-scale ONoC design.
Index Terms:
optical router,topology,multiprocessors,wavelength division multiplexing
Citation:
Zheng Chen, Huaxi Gu, Yintang Yang, Luying Bai, Hui Li, "A Power Efficient and Compact Optical Interconnect for Network-on-Chip," IEEE Computer Architecture Letters, 24 April 2013. IEEE computer Society Digital Library. IEEE Computer Society, <http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.5>
Usage of this product signifies your acceptance of the Terms of Use.