Issue No.02 - July-Dec. (2012 vol.11)
pp: 57-60
Jie Chen , George Washington Univ, Washington
Guru Venkataramani , George Washington Univ, Washington
Gabriel Parmer , George Washington Univ, Washington
Debugging an application for power has a wide array of benefits ranging from minimizing the thermal hotspots to reducing the likelihood of CPU malfunction. In this work, we justify the need for power debugging, and show that performance debugging of a parallel application does not automatically guarantee power balance across multiple cores. We perform experiments and show our results using two case study benchmarks, Volrend from Splash-2 and Bodytrack from Parsec-1.0.
Multicore processing, Power demand, Debugging, Instruction sets, Benchmark testing, Multicore processing, Power Debugging, Multicore processing, Power demand, Debugging, Instruction sets, Benchmark testing, Power Imbalance, Multi-cores
Jie Chen, Guru Venkataramani, Gabriel Parmer, "The Need for Power Debugging in the Multi-Core Environment", IEEE Computer Architecture Letters, vol.11, no. 2, pp. 57-60, July-Dec. 2012, doi:10.1109/L-CA.2012.1
1. S. Balakrishnan,R. Rajwar,M. Upton,, and K. Lai., The impact of performance asymmetry in emerging multicore architectures. in ISCA, 2005.
2. A. Bhattacharjee and M. Martonosi., Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors. In ISCA, 2009.
3. C. Bienia,S. Kumar,J. P. Singh,, and K. Li., The PARSEC Benchmark Suite: Characterization and Architectural Implications. Princeton University Technical Report TR-811-08, January 2008.
4. D. Brooks,P. Bose,V. Srinivasan,M. K. Gschwind,P. G. Emma,, and M. G. Rosenfield., New methodology for early-stage, microarchitecture-level power-performance analysis of micropro­cessors IBM J. Res. Dev., 47, September 2003.
5. D. Brooks,V. Tiwari,, and M. Martonosi., Wattch: a framework for architectural-level power analysis and optimizations. In ISCA, 2000.
6. Q. Cai,J. Gonzalez,R. Rakvic,G. Magklis,P. Chaparro,, and A. Gonzalez., Meeting points: using thread criticality to adapt multicore hardware to parallel regions. In PACT, 2008.
7. M. S. Gupta,J. L. Oatley,R. Joseph,G-Y Wei,, and D. M. Brooks., Understanding voltage variations in chip multiprocessors using a distributed power-delivery network. In DATE, 2007.
8. M. D. Hill and M. R. Marty., Amdahl's law in the multicore era. Computer, 41(7), July 2008.
9. Intel Corporation. Intel Core i7 Processor Family for the LGA- 2011 Socket. Datasheet, I, 2011.
10. C. Isci and M. Martonosi., Runtime power monitoring in high-end processors: Methodology and empirical data. In MICRO, 2003.
11. R. Kumar,D. M. Tullsen,P. Ranganathan,N. P. Jouppi,, and K. I. Farkas., Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In ISCA, 2004.
12. D. Levinthal., Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 processors. Intel Performance Analysis Guide, 2009.
13. J. Li,J. F. Martinez,, and M. C. Huang., The thrifty barrier: Energy-aware synchronization in shared-memory multiprocessors. In HPCA, 2004.
14. S. Li,J. H. Ahn,R. D. Strong,J. B. Brockman,D. M. Tullsen,, and N. P. Jouppi., McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO, 2009.
15. S. Park,W. Jiang,Y. Zhou,, and S. Adve., Managing energy-performance tradeoffs for multithreaded applications on multi-processor architectures. In SIGMETRICS, 2007.
16. M. D. Powell,A. Biswas,J. S. Emer,S. S. Mukherjee,B. R. Sheikh,, and S. Yardi., CAMP: A technique to estimate per-structure power at run-time using a few simple parameters. In HPCA, 2009.
17. J. Renau et al. SESC. http:/, 2006.
18. D. M. Carmean, S. H. Gunther,F. Binns, and J. C. Hall., Managing the impact of increasing microprocessor power consumption. In Intel Technology Journal Q12001, 2001.
19. S. C. Woo,M. Ohara,E. Torrie,J. P. Singh,, and A. Gupta., The SPLASH-2 Programs: Characterization and Methodological Considerations. In ISCA, June 1995.