Issue No.01 - Jan.-June (2012 vol.11)
pp: 21-24
Martha A. Kim , Columbia University, New York
Stephen A. Edwards , Columbia University, New York
Hardware acceleration is a widely accepted solution for performance and energy efficient computation because it removes unnecessary hardware for general computation while delivering exceptional performance via specialized control paths and execution units. The spectrum of accelerators available today ranges from coarse-grain off-load engines such as GPUs to fine-grain instruction set extensions such as SSE. This research explores the benefits and challenges of managing memory at the data-structure level and exposing those operations directly to the ISA. We call these instructions Abstract Datatype Instructions (ADIs). This paper quantifies the performance and energy impact of ADIs on the instruction and data cache hierarchies. For instruction fetch, our measurements indicate that ADIs can result in 21–48% and 16–27% reductions in instruction fetch time and energy respectively. For data delivery, we observe a 22–40% reduction in total data read/write time and 9–30% in total data read/write energy.
Memory Structures, Cache memories, Hardware/software interfaces, Instruction fetch, Memory hierarchy
Martha A. Kim, Stephen A. Edwards, "Cache Impacts of Datatype Acceleration", IEEE Computer Architecture Letters, vol.11, no. 1, pp. 21-24, Jan.-June 2012, doi:10.1109/L-CA.2011.25
1. M. D. Hill and M. R. Marty,"Amdahl's law in the multicore era," IEEE Computer, vol. 41, no. 7, pp. 33-38, Jul. 2008.
2. L. Wu,C. Weaver,, and T. Austin,"Cryptomaniac: a fast flexible architecture for secure communication," in Proceedings of the International Symposium on Computer Architecture (ISCA), Jun. 2001.
3. H. Franke,J. Xenidis,C. Basso,B. Bass,S. Woodward,J. Brown,, and C. Johnson,"Introduction to the wire-speed processor and architecture," IBM Journal of Research and Development, vol. 54, no. 1, pp. 3:1-3:11, 2010.
4. L. D. Carli,Y. Pan,A. Kumar,C. Estan,, and K. Sankaralingam,"Plug: Flexible lookup modules for rapid deployment of new protocols in high-speed routers," in Proceedings of the Special Interest Group on Data Communication (SIGCOMM), Aug. 2009.
5. G. Venkatesh,J. Sampson,N. Goulding,S. Garcia,V. Bryksin,J. Lugo-Martinez,S. Swanson,, and M. B. Taylor,"Conservation cores: Reducing the energy of mature computations," in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Pittsburgh, Pennsylvania, Mar. 2010, pp. 205-218.
6. H. Esmaeilzadeh,E. Blem,R. S. Amant,K. Sankaralingam,, and D. Burger,"Dark silicon and the end of multicore scaling," in Proceedings of the International Symposium on Computer Architecture (ISCA), 2011, pp. 365-376.
7. C. Jung,S. Rus,B. P. Railing,N. Clark,, and S. Pande,"Brainy: effective selection of data structures," 2011, pp. 86-97.
8. L. Liu and S. Rus,"Perflint: A context sensitive performance advisor for C++ programs," 2009, pp. 265-274.
9. S. Williams,L. Oliker,R. Vuduc,J. Shalf,K. Yelick,, and J. Demmel,"Optimization of sparse matrix-vector multiplication on emerging multicore platforms," 2007, pp. 1-12.
10. W. J. Dally,J. Balfour,D. Black-Shaffer,J. Chen,R. C. Harting,V. Parikh,J. Park,, and D. Sheffield,"Efficient embedded computing," IEEE Computer, vol. 41, no. 7, pp. 27-32, Jul. 2008.
11. C.-C. Chang and C.-J. Lin, LIBSVM: a library for support vector machines, 2001, software available at\textasciitilde cjlin libsvm.
12. M. R. Boutell,J. Luo,X. Shen,, and C. M. Brown,"Learning multi-label scene classification," Pattern Recognition, vol. 37, no. 9, pp. 1757-1771, 2004.
13. M. Collins,"Head-driven statistical models for natural language parsing," Ph.D. dissertation, University of Pennsylvania, 1999.
14. "The Penn treebank project," Online\textasciitildetreebank.
15. F. Zane and G. Narlikar,"CoolCAMs: Power-efficient TCAMs for forwarding engines," in Joint Conference of the IEEE Computer and Communications Societies, Jul. 2003, pp. 42-52.
16. K. Natarajan,H. Hanson,S. W. Keckler,C. R. Moore,, and D. Burger,"Microprocessor pipeline energy analysis," in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), 2003, pp. 282-287.