This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
CPU Accounting in CMP Processors
January-June 2009 (vol. 8 no. 1)
pp. 17-20
Carlos Luque, Universitat Politecnica de Catalunya, barcelona
Miquel Moreto, Universitat Politecnica de Catalunya, Barcelona
Francisco J. Cazorla, Barcelona Supercomputing Center, Barcelona
Roberto Gioiosa, IBM TJ Watson Research Center, yorktown heights
Alper Buyuktosunoglu, IBM T.J. Watson Research Center IBM T.J. Watson Research Center, yorktown heights
Mateo Valero, Barcelona Supercomputing Center, Barcelona
Chip-Multiprocessor (CMP) architectures introduce complexities when accounting CPU utilization to processes because the progress done by a process during an interval of time highly depends on the activity of the other processes it is co-scheduled with. In this paper, we identify how an inaccurate measurement of the CPU utilization affects several key aspects of the system like the process scheduling or the charging mechanism in data centers. We propose a new hardware accounting mechanism to improve the accuracy when measuring the CPU utilization in chip multiprocessors and compare it with the previous accounting mechanisms. Our results show that currently known mechanisms could lead to a 12% average error when it comes to CPU utilization accounting. Our proposal reduces this error to less than 1% in a modeled 4-core processor system.
Index Terms:
Hardware, Hardware/software interfaces, Multi-core/single-chip multiprocessors, General
Citation:
Carlos Luque, Miquel Moreto, Francisco J. Cazorla, Roberto Gioiosa, Alper Buyuktosunoglu, Mateo Valero, "CPU Accounting in CMP Processors," IEEE Computer Architecture Letters, vol. 8, no. 1, pp. 17-20, Jan.-June 2009, doi:10.1109/L-CA.2009.3
Usage of this product signifies your acceptance of the Terms of Use.