Issue No.01 - January-December (2003 vol.2)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.2
We have designed a low power four-way setassociativecache that stores the four lowest-order bits of all way?stags into a fully associative memory, which we call the halt tagarray. The comparison of the halt tag array with the desired tagoccurs concurrently with the address decoding that determineswhich tag and data ways to read from. The halt tag array predeterminesmost tags that cannot match due to their low-orderfour bits mismatching. Further accesses to ways with knownmismatching tags are then halted, thus saving power. Our halttag array has the additional feature of using static logic only,rather than dynamic logic used in highly-associative caches,making our cache consumes even less power. Our result shows55% savings of memory access related energy over a conventionalfour-way set-associative cache. We show nearly 2x energy savingscompared with highly associative caches, while imposing noperformance overhead and only 2% cache area overhead.
Chuanjun Zhang, Frank Vahid, Jun Yang, Walid Walid, "A Way-Halting Cache for Low-Energy High-Performance Systems", IEEE Computer Architecture Letters, vol.2, no. 1, pp. 5, January-December 2003, doi:10.1109/L-CA.2003.2